ZTEX Wiki

Memory tutorial for USB-FPGA-Modules 2.12, 2.13, 2.14 and 2. ...

anonymous@undisclosed.example.com (Anonymous) — Mon, 30 Oct 2023 21:20:36 +0000

Memory tutorial for USB-FPGA-Modules 2.12, 2.13, 2.14 and 2.18 This tutorial explains the generation of the memory controller IP Core for for the memfifo Example USB-FPGA-Modules 2.12, USB-FPGA-Modules 2.13, USB-FPGA-Modules 2.14 and USB-FPGA-Modules 2.18. Creating the IP Core This section describes how the IP Core is created using MIG version 2.1 (Viavado Version 14.2). The settings for other versions should be very similar.

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-03.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:22 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-06.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:22 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-04.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:21 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-08.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:21 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-11.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:21 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-10.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:20 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-09.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:55:20 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-12.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:50:12 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-07.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:50:10 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-05.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:50:10 +0000

en:ztex_boards:ztex_fpga_boards:memfifo:a7-ddr3-02.png

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:50:08 +0000

Default Firmware - [HDL Modules]

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:26:28 +0000

Default Firmware The ZTEX SDK includes Default Firmwares for all Series 2 FPGA Boards. They define a set of compatible features: * Bitstream uploading to volatile and non-volatile memory * Communication interface: * Hi-speed bi-directional interface operating at maximum possible data rate of the hardware

Projects and examples

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:25:06 +0000

Projects and examples This section is intended for the presentation of example projects. Examples from the SDK A lot of examples can be found in the ZTEX SDK package. Just one of it is presented here in order to give an impression about the Usage of the ZTEX SDK.

en:projects:btcminer - removed

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:22:17 +0000

Flash access from FPGA

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 20:21:42 +0000

Flash access from FPGA Flash memory of ZTEX Series 2 FPGA boards can be accessed from the USB controller and from FPGA. Since release 20231030, the SDK contains a framework which avoids concurrent accesses to Flash. This page describes the different scenarios.

ZTEX FPGA Boards - [Articles]

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 17:37:52 +0000

ZTEX FPGA Boards Articles * memfifo example * Memory tutorial for USB-FPGA Module 2.04 * Memory tutorial for USB-FPGA Module 2.13 * JTAG * Standalone apllications * Memory tutorial for USB-FPGA Modules 1.11 * Memory tutorial for USB-FPGA Modules 1.15 * USB Powering * Flash access from FPGA * High speed configuration * Porting to USB-FPGA Modules 1.15y * Bitstream Encryption * Indirect Programming of SPI Flash * SD-card support on Series 2 FPGA Boards

Indirect Programming of SPI Flash via FPGA

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 17:35:59 +0000

Indirect Programming of SPI Flash via FPGA ZTEX Series 2 FPGA Board have SPI Flash memory that can be used to store the Bitstream. Most comfortable way to write data to Flash is to use the SDK (DeviceServer, FWLoader or the API). Nevertheless, on EZ-USB FX2 based FPGA Boards the SPI Flash can also be programmed indirectly through JTAG and FPGA using the Xilinx tools.

FWLoader - [Ordered options]

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 17:32:09 +0000

FWLoader FWLoader is the Firmware and Bitstream upload utility of the EZ-USB SDK. Usage There are two ways of starting FWLoader. Either by executing the bash script FWLoader in the directory java/FWLoader of the SDK package or by calling java -cp []FWLoader.jar FWLoader

en:ztex_boards:ztex_fpga_boards:cluster_power_supplies - removed

stefan@undisclosed.example.com (stefan) — Mon, 30 Oct 2023 16:20:38 +0000