de     

SmartLogic

The SmartLogic project turns a ZTEX USB-FPGA-Module 1.2 into a flexible smart card research tool that allows complete control over the smart card communication channel for eavesdropping, man-in-the-middle attacks, relaying and card emulation.

References

Introduction

SmartLogic Setup

This project uses

Example Setup

Trace of Card Balance Read Out (Dutch Chipknip)

Trace of the Dutch Chipknip

The SmartLogic

The Generic Reader

 
en/projects/smartlogic.txt · Last modified: 2011/07/12 15:31 by 131.174.142.235
 
Recent changes RSS feed Creative Commons License Powered by PHP Debian Driven by DokuWiki
[ZTEX Home] [Impressum]