This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
en:projects:smartlogic [2011/07/12 14:47] 131.174.142.235 [Short Introduction] |
en:projects:smartlogic [2011/07/12 15:31] (current) 131.174.142.235 [Introduction] |
||
---|---|---|---|
Line 17: | Line 17: | ||
* a smart card interface to connect to the pins of the FPGA board | * a smart card interface to connect to the pins of the FPGA board | ||
+ | ===== Example Setup ===== | ||
+ | |||
+ | ==== Trace of Card Balance Read Out (Dutch Chipknip) ==== | ||
+ | {{:en:projects:smartlogic:trace_chipknip_small.gif|Trace of the Dutch Chipknip}} | ||
+ | |||
+ | ==== The SmartLogic ==== | ||
+ | {{:en:projects:smartlogic:smartlogic_01.png|}} | ||
+ | {{:en:projects:smartlogic:smartlogic_02.png|}} | ||
+ | |||
+ | ==== The Generic Reader ==== | ||
+ | {{:en:projects:smartlogic:reader.png|}} |