Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
| en:software:default_firmware [2017/10/10 13:15] – [ezusb_io.v] 87.177.180.166 | en:software:default_firmware [2017/10/10 13:27] – [ezusb_gpio.v] 87.177.180.166 | ||
|---|---|---|---|
| Line 82: | Line 82: | ||
| The user-interface is the same for both EZ-USB variants. Only the hardware pins depends on type of FPGA-Board and are omitted here (copy it from the examples). A short description is given in the comments. | The user-interface is the same for both EZ-USB variants. Only the hardware pins depends on type of FPGA-Board and are omitted here (copy it from the examples). A short description is given in the comments. | ||
| <code verilog> | <code verilog> | ||
| + | // all directions are seen from FPGA | ||
| module ezusb_lsi ( | module ezusb_lsi ( | ||
| // control signals | // control signals | ||
| Line 99: | Line 100: | ||
| ); | ); | ||
| </ | </ | ||
| + | |||
| + | ==== ezusb_gpio.v ==== | ||
| + | The default interface implements 4 freely usable and independent bidirectional GPIO pins. It is used in the [[en: | ||
| + | |||
| + | <code verilog> | ||
| + | // all directions are seen from FPGA | ||
| + | module ezusb_gpio ( | ||
| + | // control signals | ||
| + | input clk, // system clock, minimum frequency is 24 MHz | ||
| + | // hardware pins | ||
| + | // ... | ||
| + | // interface | ||
| + | output reg [3:0] in, // inputs | ||
| + | input [3:0] out // wired-OR outputs: GPIO's not used for output must be 0 | ||
| + | ); | ||
| + | </ | ||
| ===== Device Identification ===== | ===== Device Identification ===== | ||
