Page locked

This page is currently locked for editing by another user. You have to wait until this user finishes editing or the lock expires.

Currently locked by: 65.108.72.209
Lock expires at: 2024/04/30 21:28 (3 min)

This page is read only. You can view the source, but not change it. Ask your administrator if you think this is wrong.

====== Standalone applications ======

In order to implement standalone applications the Firmware and the Bitstream have to be stored in non-volatile memory.
At power-on the USB controller boots the Firmware from EEPROM or Flash and the Firmware configures the FPGA using a Bitstream stored in Flash.

The Default Firmwares for [[http://www.ztex.de/usb-fpga-2/|Series 2 FPGA Boards]] always support this start-up mode. This page describes how 
standalone functionality can be enabled in user defined Firmware.

===== Standalone Firmware for the EZ-USB FX2 =====
On FX2 based FPGA Boards the standalone functionality is enabled by two macros in the Firmware source code:

<code c>
ENABLE_FLASH;
ENABLE_FLASH_BITSTREAM;
</code>

The first macro enables flash support and the second one enables automatic FPGA configuration if the Firmware finds a Bitstream in Flash at start-up. These macros must appear between <code c>#include[ztex-conf.h]</code> and <code c>#include[ztex.h]</code>

===== Standalone Firmware for the EZ-USB FX3 =====
On FX3 based FPGA Boards the Flash support is always enabled. Automatic FPGA configuration is enabled by default, but can be disabled by <code c>#define DISABLE_FLASH_CONFIG</code>

===== Loading the Bitstream =====
There are several ways to upload the Bitstream to the Flash memory:

  * Using the [[[[en:software:deviceserver]]
  * Using ''-um'' parameter of the [[en:software:fwloader]] command line utility
  * Using the API: [[http://www.ztex.de/firmware-kit/docs/java/ztex/Ztex1v1.html#flashUploadBitstream(java.lang.String)|Ztex1.flashUploadBitstream(java.lang.String)]]
  * FX2 based Series 2 FPGA Boaords: Through JTAG using [[en:ztex_boards:ztex_fpga_boards:indirect_flash_programming|indirect programming]]
===== Hints for Vivado =====
FPGA configuration from SPI Flash may not work with default bitstream settings of Vivado. The recommended settings for bitstream generation are listed below and also can be found in the constraints file ''constraints/usb-fpga-2.xdc'' of the SDK:

<code tcl>
set_property CONFIG_VOLTAGE 3.3 [current_design] 
set_property CFGBVS VCCO [current_design] 
set_property BITSTREAM.GENERAL.COMPRESS true [current_design] 
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]  
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design]
set_property BITSTREAM.CONFIG.CCLKPIN PULLUP [current_design]
set_property BITSTREAM.CONFIG.INITPIN PULLUP [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLUP [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLDOWN [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLUP [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLUP [current_design] 
</code>

{{indexmenu_n>2000}}