Differences

This shows you the differences between two versions of the page.

--- en:projects:la [2011/07/30 17:12] – strijar
+++ en:projects:la [2011/08/04 13:01] – Analizer => Analyzer trygvis
@@ Line 1: / Line 1: @@
-===== Logic Analizer =====
+===== Logic Analyzer =====
 The Logic Analyzer supports 32 channels with 6K sample memory. The included Java client application allows waveform exploration as well as SPI and I2C protocol analysis.
@@ Line 42: / Line 42: @@
 Here you see the test signals are generated in top.vhd:
-  * [0:7] 8-bit counter
+  process (clock) begin
-  * [8] clock
+    if rising_edge(clock) then
-  * [9] simple shift data
+      if rst = '1' then
+        counter <= (others => '0');
+        shift <= "10110000";
+      else
+        counter <= counter + 1;
+        shift <= shift(6 downto 0) & shift(7);
+      end if;
+    end if;
+  end process;
+  input(7 downto 0) <= counter;
+  input(8) <= clk;
+  input(9) <= shift(0);