This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
en:software:default_firmware [2017/03/22 21:54] – stefan | en:software:default_firmware [2017/10/10 13:15] – [ezusb_io.v] 87.177.180.166 | ||
---|---|---|---|
Line 71: | Line 71: | ||
); | ); | ||
</ | </ | ||
+ | |||
+ | ==== ezusb_lsi.v ==== | ||
+ | |||
+ | This module is intended for low speed communication, | ||
+ | |||
+ | * SRAM-like interface | ||
+ | * 1 read port, 1 write port | ||
+ | * 256 32 Bit registers | ||
+ | |||
+ | The user-interface is the same for both EZ-USB variants. Only the hardware pins depends on type of FPGA-Board and are omitted here (copy it from the examples). A short description is given in the comments. | ||
+ | <code verilog> | ||
+ | module ezusb_lsi ( | ||
+ | // control signals | ||
+ | input clk, // at least 24MHz | ||
+ | input reset_in, | ||
+ | output reg reset, | ||
+ | // hardware pins | ||
+ | // ... | ||
+ | // user interface | ||
+ | output reg [7:0] in_addr, // input address | ||
+ | output reg [31:0] in_data, // input data | ||
+ | output reg in_strobe, | ||
+ | output reg in_valid, | ||
+ | output reg [7:0] out_addr, | ||
+ | input [31:0] out_data, | ||
+ | output reg out_strobe | ||
+ | ); | ||
+ | </ | ||
===== Device Identification ===== | ===== Device Identification ===== |