This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
en:ztex_boards:ztex_fpga_boards:memory_tutorial_1_15 [2012/02/12 16:48] – [Memory clock generation by modification of the MCB PLL] jappel | en:ztex_boards:ztex_fpga_boards:memory_tutorial_1_15 [2013/07/05 08:22] – 84.181.52.19 | ||
---|---|---|---|
Line 10: | Line 10: | ||
- Choose '' | - Choose '' | ||
- Select '' | - Select '' | ||
- | - Verify the Settings in the first dialog box (USB-FPGA Module 1.15a: xc6slx45-ftg256, speed grade -2; 1.15b: xc6slx75-ftg256; speed grade -3, 1.15d: xc6slx150-ftg256, speed grade -3): \\ {{: | + | - Verify the Settings in the first dialog box (USB-FPGA Module 1.15a: xc6slx45-CSG484, speed grade -2; 1.15b: xc6slx75-CSG484; speed grade -3, 1.15d: xc6slx150-CSG484, speed grade -3): \\ {{: |
- Select " | - Select " | ||
- The settings on the next screen can be ignored: \\ {{: | - The settings on the next screen can be ignored: \\ {{: | ||
Line 378: | Line 378: | ||
~~DISCUSSION~~ | ~~DISCUSSION~~ | ||
- | With the MIG (Version 3.91) that is generated by more recent versions of the ISE webpack I was unable to get a synthesis without timing errors | ||
- | < | ||
- | |||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | | ||
- | SIM_DEVICE | ||
- | | ||
- | | ||
- | | ||
- | </ | ||
- | Is there a better way to fix this? Or is this the highest speed that can be used with newer MIG versions. | ||