This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
en:ztex_boards:ztex_fpga_boards:standalone [2016/09/14 20:14] – stefan | en:ztex_boards:ztex_fpga_boards:standalone [2022/03/23 09:10] – [Hints for Vivado] stefan | ||
---|---|---|---|
Line 15: | Line 15: | ||
</ | </ | ||
- | The first macro enables flash support and the second one enables automatic FPGA configuration if the Firmware finds a Bitstream in Flash memory | + | The first macro enables flash support and the second one enables automatic FPGA configuration if the Firmware finds a Bitstream in Flash at start-up. These macros must appear between <code c># |
===== Standalone Firmware for the EZ-USB FX3 ===== | ===== Standalone Firmware for the EZ-USB FX3 ===== | ||
- | On FX3 based FPGA Boards the Flash support is always enabled. Automatic FPGA configuration is enabled by default, but can be disabled by < | + | On FX3 based FPGA Boards the Flash support is always enabled. Automatic FPGA configuration is enabled by default, but can be disabled by < |
===== Loading the Bitstream ===== | ===== Loading the Bitstream ===== | ||
Line 30: | Line 30: | ||
With the default bitstream settings of Vivado configuration from SPI Flash may not work. The required setting can be found in the constraints file '' | With the default bitstream settings of Vivado configuration from SPI Flash may not work. The required setting can be found in the constraints file '' | ||
<code tcl> | <code tcl> | ||
- | set_property BITSTREAM.CONFIG.CONFIGRATE | + | set_property BITSTREAM.CONFIG.CONFIGRATE |
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design] | set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design] | ||
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design] | set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design] | ||
- | set_property BITSTREAM.GENERAL.COMPRESS true [current_design] | + | set_property BITSTREAM.GENERAL.COMPRESS true [current_design] ;# (optional) |
</ | </ | ||
+ | By default, Xilinx Series 7 FPGA's read the data at the wrong edge which means that the clock speed must be halved. For maximum configuration speed, you can enforce reading at the falling edge using the constraints | ||
+ | |||
+ | <code tcl> | ||
+ | set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design] | ||
+ | set_property BITSTREAM.CONFIG.SPI_FALL_EDGE Yes [current_design] | ||
+ | set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR No [current_design] | ||
+ | set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design] | ||
+ | set_property BITSTREAM.GENERAL.COMPRESS true [current_design] ;# (optional) | ||
+ | </ | ||
{{indexmenu_n> | {{indexmenu_n> | ||